
## **Electronic Chemicals**

# **Honeywell**




Honeywell Texture Etch for Wafer Thinning

### Honeywell **Texture Etch**

#### WAFER THINNING MATERIALS

#### **APPLICATIONS**

- Increases surface area with uniform dimples to promote improved back-metal tensile strength
- Typical dimple depth is 0.00003 inch (8,000Å /  $0.8 \mu m$



15,000X

RESPONSIBLE CARE

USA: 1-509-252-2102 China: 86-21-28942481

Japan: 81-3-6730-7092

Korea: 82-2-3483-5076 Singapore: 65-6580-3593

**Honeywell Electronic Materials** 

**Germany:** 49-5137-999-9199

Taiwan: 886-3-6580300 ext.312 www.honeywell.com/sm/em


#### **OVERVIEW**


Honeywell's wafer thinning materials are part of three new product lines (wafer thinning materials, performance cleans, selective etchants) being introduced from its state-of-the-art electronic chemicals manufacturing sites in Chandler, Arizona and Seelze, Germany.



#### Honeywell's electronic chemicals manufacturing site in Chandler, Arizona.

These customized, application specific offerings provide improved cost of ownership (CoO), increased yield and ease-ofuse. Our application expertise maximizes customer wafer thinning processes with application development support and troubleshooting know-how while our consistent drum-to-drum and bottle-to-bottle wafer etching characteristics provide unsurpassed batch-to-batch product uniformity. A robust manufacturing infrastructure and application expertise further enable Honeywell to deliver flexible end products, custom-matched to the best chemistry formulations for customer processes and specifications.





Although all statements and information contained herein are believed to be Atthough all statements and information contained nerein are believed to be accurate and reliable, they are presented without guarantee or warranty of any kind, express or implied. Information provided herein does not relieve the user from the responsibility of carrying out its own tests and experiments, and the user assumes all risks and liability for use of the information and results obtained. Statements or suggestions concerning the use of materials and processes are made without representation or warranty that any such use is free of catent infringement and are not recommendations to infringe any nater. The patent infringement and are not recommendations to minimum patent user should not assume that all toxicity data and safety measures are indicated. PB1191011Rev8

#### **RESEARCH AND DEVELOPMENT**

Honeywell and SEZ developed and performed an extensive design of experiment (DOE) to identify the critical chemical and operating parameters for surface roughness, etch uniformity and etch rate of a silicon texture process, during the preparation of the wafer for back-metal (utilizing a SEZ single wafer processing tool).


ETCHER PARAMETER	SETTING		
	High	Middle	Low
Temperature (°C)	60	55	50
Chuck Speed (RPM)	600	450	300
Flow Rate (L/min.)	1.6	1.3	1.0
Dispense Profile (mm)	50	45	40


A stable etch process and consistent etchant are needed to ensure a stable wafer backside etching process


#### Conclusions of this work indicate:

- Post etch surface roughness is primarily a function of the dispense profile and temperature
- The silicon etch rate is primarily a function of temperature
- The silicon **etch uniformity** is primarily a function of the temperature and flow

(See Roughness and Etch Rate data







©2011 Honeywell International Inc.

